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Abstract
Porting GCC to new architecture requires writing a Machine
Description (MD) file that contains mapping from GCC’s
intermediate form to the target assembly code. Constructing
an MD file is a difficult task because it requires the user to
understand both (a) the internals of GCC, and (b) the intri-
cacies of the target architecture. Instruction sets of different
architectures exhibit significant amount of semantic similar-
ities across a large class (for example, the instruction sets for
RISC architectures) and differ only in syntax. Therefore, it
is expected that MD files of machines with similar architec-
tures should also have similarities. To confirm our hypoth-
esis, we created mdcompare, a tool to (a) extract RTL pat-
terns (machine independent abstraction of RTL templates)
from MD files of well known architectures and (b) compare
the similarity of patterns across architectures. The results are
encouraging; we found that 28% – 70% RTL expressions are
similar across pairs of MD files, the similarity percentage be-
ing on the higher side for pairs of similar architectures.
Categories and Subject Descriptors D.3.4 [Programming
Languages]: Processors—Code generation, Compilers, Re-
targetable compilers
General Terms GCC Machine Description
Keywords Compiler, Retargetable Compilers, GCC, Ma-
chine Descriptions, Code Generation
1. Introduction
The GNU Compiler Collection (GCC) [3] is an integrated
distribution of compilers for several programming lan-
guages [8]. GCC is the most widely used compiler col-
lection for developing applications that run across several
different architectures and operating systems. One of the
strengths of GCC is that it is highly portable, owing to the
fact that the core compiler part of GCC does not have any
machine-specific code, but has parameters which depend on
the target machine’s features [4]. The information about the
target machine is obtained from Machine Description (MD)
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Figure 1. High Level Flow of GCC
files. An MD file is a text file containing mappings from
GCC’s intermediate representation to the instruction set of a
target architecture. This is an elegant way of alienating the
machine-specific details from the core compiler.
Figure 1 shows a high level view of translation of source
code to target machine code by GCC. The front end parses
the source language, converts it to an intermediate represen-
tation called GIMPLE. After a few internal transformations,
GIMPLE representation is converted to another intermedi-
ate representation called RTL (Register Transfer Language).
The RTL representation is converted to the target assembly
code. The conversion from GIMPLE to RTL and from RTL
to assembly is guided by the templates present in MD file.
These are called RTL expressions and encode all machine-
specific information. The MD file is used by the GCC frame-
work during the building of the GCC compiler.
Constructing the MD file for a target architecture forms
the most important step in porting GCC. Writing an MD file
for a new architecture needs a good understanding of GCC’s
intermediate representations, the RTL expressions, and the
instruction set of the target architecture. Given the complex-
ity of the modern architectures and the variety of architec-
tures available, this is a huge ask. So, in practice, an MD
file for a new architecture is constructed from an MD file
of a similar architecture by making modifications to suit the
needs. This is a method of trial-and-error, and construction
of MD file in this way is observed to be complex, verbose
and repetitive [2, 5, 6]. Any mistake in MD file may result
in the compiler producing wrong or worse, inefficient code,
without the user detecting it quickly. This is because the MD
files themselves are huge (running into few thousand lines
for typical architectures). For example, MD file for ARM
has 30,943 lines, for i386 has 38,817 lines, and MIPS has
15,534 lines for GCC version 4.6.1 [3].
Retargeting GCC could be simplified significantly if the
process of writing MD files is fully automated. However, due
Arch. RTL Expression
MIPS
(define expand “add〈mode〉3”
[(set (match operand:GPR 0 “register operand”)
(plus:GPR (match operand:GPR 1 “register operand”)
(match operand:GPR 2 “arith operand”)))]
. . . )
ARM
(define expand “addsi3”
[(set (match operand:SI 0 “s register operand” “”)
(plus:SI (match operand:SI 1 “s register operand” “”)
(match operand:SI 2 “reg or int operand” “”)))]
. . . )
(a) Similar RTL Expression for addition instruction for MIPS and ARM
architectures. Machine-specific parts are shaded.
RTL Pattern Tree Representation
[(set $arg0
(plus:$mode $arg1
$arg2))]
set
$arg0 plus:$mode
$arg1 $arg2
(b) Common RTL pattern for addition.
Parameter Value
MIPS ARM
$mode GPR SI
$arg0 (match operand:GPR 0
“register operand”)
(match operand:SI 0
“s register operand” “”)
$arg1 (match operand:GPR 1
“register operand”)
(match operand:SI 1
“s register operand” “”)
$arg2 (match operand:GPR 2
“arith operand”)
(match operand:SI 2
“reg or int operand” “”)
(c) Instantiation of common RTL pattern.
Figure 2. Use of RTL pattern across multiple architectures
to the complexity of the problem, this is virtually impossible.
A middle way to solve this problem is to partially automate
the way user do it today. In other words, to create an MD file
for a new architecture, use the MD file for a similar architec-
ture and automate the generation of parts that correspond to
the similar features in the architectures. Rest of the parts can
be provided by the user. The hypothesis here is that similar
instructions for two architectures have similar RTL expres-
sions in the respective MD files.
In this paper, we describe our experiments to verify this
hypothesis and report our findings. We first present an ex-
ample to motivate the problem and to explain the notion of
similarity used by us.
1.1 A Motivating Example
Consider the problem of adding two numbers on a given ar-
chitecture. The assembly instruction to be used depends on
the type of numbers to add (SI integer, DI integers, float-
ing points, sign extension required etc.), the type of storage
(register, memory, immediate, etc.) etc. We give an example
of the similarity that exists across MIPS and ARM architec-
tures for addition instruction1.
EXAMPLE 1. Figure 2(a) shows RTL expressions to add two
numbers on MIPS and ARM architectures respectively. With-
out going into the details of the semantics, we notice that the
1 The RTL expressions in this paper are modified for ease of explanation and
to avoid referring to complex concepts that are out of scope of this work.
form of the RTL expression ([(set ...(plus ...))]) to
select the appropriate instruction is identical for these ar-
chitectures. We call this common form, that is obtained by
abstracting out the machine-specific parts of an RTL expres-
sion, an RTL Pattern.
Figure 2(b) shows the corresponding RTL template, the
parameters to the templates, and the instantiation of param-
eters to recover the original expression. It also shows the
tree representation of the RTL pattern to help visualize it.
The pattern in this case is extracted automatically by our
tool by looking at RTL expressions present in the MD files.
It is a part of the set of arithmetic patterns required for
similar architectures. While retargeting GCC for a similar
architecture, this is one of the arithmetic patterns that needs
to be filled with machine-specific values.
We generalize this observation as follows: if we can find
a set of minimal RTL patterns, that are common across ma-
chines having similar architecture, the process of retargeting
can be made simpler and systematic where parts of MD files
for new architectures can be generated automatically. Our
hypothesis simply says that the RTL expressions are alike
for two instructions that behave alike.
To verify our hypothesis, we experimented with five well
known architectures (ARM, i386, MIPS, SPARC and VAX)
for whom the MD files are present in the GCC’s source
tree. We developed a tool mdcompare to compare similarities
across these MD files. To do so, we identified patterns that
are common across machines and measured the percentage
of RTL expressions that can be generated by these patterns
by supplying the machine-specific information. The results
show up to 70% similarity for similar architectures. The re-
sults largely confirm our hypothesis and justify the need for
an automatic tool to generate MD files for new architectures
from existing MD files for similar architectures.
1.2 Contribution of This Paper
The main contributions of our work are as follows:
• We describe what are RTL patterns and how these are
useful (Section 2).
• We describe the tool mdcompare that is used to extract
RTL patterns (machine independent abstraction of RTL
expressions) from MD files (Section 3.1).
• The tool is used to compare similarity across pairs of 5
well known architectures (Section 3.2, 3.3).
2. RTL patterns and their usage
GCC compiler follows the model proposed by Davidson
and Fraser [1] for code generation. Even though the RTL
expressions in an MD file represent machine instructions
for a specific machine, their form is machine-independent.
We call this machine independent form RTL pattern and
use it for comparing similarity across MD files for different
architectures.
DEFINITION 1. An RTL pattern is an RTL expression whose
machine-specific details are replaced by named parameters.
An RTL pattern can correspond to more than one RTL ex-
pressions that differ only in machine-specific details. These
RTL expressions could be for same machine or for differ-
ent machine. Figure 2(b) shows an RTL pattern that can give
rise to RTL expressions in Figure 2(a) by providing suitable
values to parameters $mode, $arg0, $arg1 and $arg2.
RTL Patterns Machine-specific parts occur at well defined
places in various RTL expressions, hence it is easy to extract
RTL patterns from expressions. For example, the mode of
an arithmetic operator (e.g., plus) is not part of a pattern be-
cause the modes supported are machine specific. Similarly,
the match operand expressions are machine-specific as they
have machine-specific fields like predicate and constraint.
Such details are removed from RTL expression and replaced
by named parameters to obtain an RTL pattern. It should be
obvious that an RTL pattern, when instantiated with suitable
machine-specific parameters like mode or match operand
expressions, will result in an RTL expression.
Our tool mdcompare parses MD files and stores the RTL
expressions as expression trees. It generates RTL patterns
also in tree form. To extract the pattern from an expression,
the tool traverses the expression tree in a bottom up fash-
ion and replaces machine-specific subexpression trees by pa-
rameterized subpattern trees. It also maintains a mapping be-
tween the parameter variables and the corresponding values
to allow reuse of parameters. This is important to keep the
number of parameters small as some machine-specific fea-
tures like mode (SI, DI, GPR etc.) are used several times in
a single RTL expression. The tool maintains a list of pat-
terns, already identified, sorted in the increasing order of
their heights. When a new (sub)pattern is encountered, it is
compared with patterns of same height for equality and, if
not already present, is added to the list. We use the height of
the patterns to avoid unnecessary comparison between pat-
terns of different heights.
Usefulness of RTL Patterns We found that RTL patterns
are useful in two ways: (a) RTL patterns help in understand-
ing the structure of MD files by allowing the user to focus on
the basic forms of instructions, without worrying about such
RTL Patterns Help in Finding Similarities Across MD Files.
This is explained in details in next section.
3. Experiments and Results
We have developed a tool mdcompare to experiment with
MD files. We now describe our experience with the tool and
explain the results obtained.
3.1 Analyzing MD Files with mdcompare
The tool mdcompare parses MD files and stores the RTL
expressions in tree form. The components of MD files that
are not of interest to create RTL pattern, for e.g. Output
Patterns [4], are ignored.
Once the expression tree is generated the tool can system-
atically remove machine independent parts of the expression
to compute RTL patterns and the number of occurrences.
These RTL patterns can be used to understand the contents
of MD files or to compute similarity of two MD files. We
have added some auxiliary features to the tool to test its cor-
rectness and to enhance its usability. The details of the tool
and its feature are given in details in Saravana’s thesis [7].
Table 1. Number of RTL Expressions and Patterns.
Arch. #Expr. (E) #Patterns (P) Average (E/P)
ARM 1581 362 4.37
MIPS 736 209 3.52
SPARC 701 187 3.74
i386 2238 547 4.09
VAX 125 64 1.95
Table 2. Number and percent of common patterns between
pairs of MD files.
Arch. MIPS SPARC i386 VAX
ARM 75 (26.27%) 79 (28.78%) 101 (22.22%) 35 (16.43%)
MIPS 48 (24.24%) 73 (19.31%) 29 (21.25%)
SPARC 63 (17.17%) 30 (23.90%)
i386 34 (11.13%)
Number in each cell denote identical patterns. Numbers in parentheses
denote the percentage similarity based on patterns.
To verify our hypothesis that there is a lot of similarity
across MD files, we used the MD files of five architectures,
namely ARM, i386, MIPS, SPARC, VAX taken from the
back-end of GCC version 4.6.1 [3]. Note that ARM, MIPS
and SPARC are RISC architectures, while i386 and VAX are
CISC architectures.
3.2 Expressions and Patterns
Table 1 lists the number of RTL expressions considered in
each of the architecture’s machine description file and the
number of patterns that form the basis of it.
From Table 1, it can be seen that on average a pattern is
used in 3–4 expressions for an architecture. This shows that
patterns can help tells us about the level of redundancy that
is present within machine description files. VAX seems to
be an anomaly. This can be attributed to the CISC nature of
VAX architecture because it has a small number of instruc-
tions with little or no variations.
3.3 Similarity Between Machine Descriptions
We now describe the results for MD file similarities. Table 2
lists the number of patterns that are common between the
architectures and their percentage. The percentage is com-
puted as follows: Let architecture m1 have p1 patterns and
m2 have p2 patterns. Let p be the number of identical pat-
terns. Then, the % similarity of patterns = 2×p
p1+p2
× 100.
From Table 2, we can see that 11–29% of patterns are
common across architecture. These numbers are not very
encouraging to justify our hypothesis. However, on further
investigation we found that the number of expressions gen-
erated by common patterns form a significant percentage of
the MD files. We measures the percentage of the expressions
generated by common patterns as follows: Let architecture
m1 has e1 expressions and m2 has e2 expressions. Let p be
the number of identical patterns, e′1 be the number of ex-
pressions in m1 generated by the p common patterns, and e′2
be the same number for m2 . Then, the % similarity of MD
files = (e
′
1
+e′
2
)
e1+e2
×100. Table 3 lists the numbers for similarity
based on RTL expressions derived from common patterns.
From Table 3, it can be seen that 30–65% of the expres-
sions share common patterns. It is interesting to note that
VAX architecture does not show much similarity to others,
and derives only a small percentage of expressions from
common patterns. We believe the reason is that VAX is the
smallest architecture in terms of the number of RTL expres-
Table 3. Number and percent of expressions generated by
common patterns for pairs of MD files.
Arch. MIPS SPARC i386 VAX
ARM 1486 (64.13%) 1475 (64.63%) 2281 (59.72%) 799 (46.83%)
MIPS 838 (58.31%) 1584 (53.26%) 355 (41.23%)
SPARC 1441 (49.03%) 410 (49.63%)
i386 719 (30.42%)
Number in each cell denote identical patterns. Numbers in parentheses denote
the percentage similarity based on patterns.
Table 4. RTL expressions for Target architectures as gener-
ated from RTL patterns of Source Architectures.
Target −→ ARM MIPS SPARC i386 VAX
(Total #Exprs) (1581) (736) (701) (2238) (125)
Source ↓
ARM 504
(68.48%)
483
(68.91%)
1196
(53.44%)
88
(70.40%)
MIPS 982
(62.11%)
391
(55.77%)
1075
(48.03%)
80
(64.00%)
SPARC 992
(62.75%)
447
(60.73%)
994
(44.41%)
74
(59.20%)
i386 1085
(68.63%)
509
(69.16%)
447
(63.76%)
87
(69.60%)
VAX 711
(44.97%)
275
(37.36%)
336
(47.93%)
632
(28.23%)
Number in each cell denote number of expressions for Target that can be
generated from RTL patterns common with Source. Numbers in parenthe-
ses denote corresponding percentage for Targets.
sions: VAX has just 125 RTL expressions resulting in 64
patterns. Further, being a CISC architecture, the instruction
set differs considerably from others. In contrast, i386 has
2238 expressions and 547 patterns. Many i386 instructions
are similar to those present in RISC architectures. This is
the reason why i386 has large number of common expres-
sions with RISC architectures, despite itself being a CISC
architecture. If we look at architectures of relatively similar
size (in terms of count of RTL expressions), the pair MIPS-
SPARC has about 60% of the RTL expressions that can be
instantiated from their common patterns.
Another interesting study that we performed was, given
MD files for two architectures, say s (source) and t (target),
how many RTL expressions of t can be generated by provid-
ing machine-specific information of t to the RTL patterns
of s. This study gives us an idea about the percentage of
MD file for t that can be generated automatically from s,
provided we have an automatic tool as powerful as human
developers.
Table 4 lists our findings. Due to its small size, the per-
centage for VAX are very high if it is used as a target, and
very low if it is used as a source. Still, it is interesting to see
that only 125 RTL expressions of VAX span 771 RTL ex-
pressions of ARM. If we ignore VAX, we see that 44–69%
of the RTL expressions in the target architecture have a sim-
ilar RTL expression in the source architecture, numbers be-
ing on the higher side for pairs of RISC architectures. These
numbers strengthen our belief that there is lot of rework go-
ing on in retargeting GCC and it is worth investing efforts to
build an automated tool to allow reuse of RTL patterns.
4. Related Work
Several attempts have been made over last few years to
improve the process of retargeting GCC and simplifying
MD file creation. Khedker et al., proposed a new language
specRTL [5] to describe RTL expressions at an abstract level
(also called patterns) and use concrete details to translate
them to generate MD file. Sameera et al. [2] proposed a
systematic way to build GCC machine descriptions. Kai-Wei
Lin et al. [6] describe a systematic methodology to port GCC
to a new architecture. A detailed description of these and
more related work could be found in Saravana’s thesis [7].
5. Conclusions
Retargeting GCC compiler to a new architecture is a chal-
lenging job. It can be made simpler by automating the gen-
eration of parts of MD files, by reusing information from ex-
isting MD files. In this paper we showed, through empirical
studies, that popular architectures show a lot of similarities
in their MD files. This supports the observation of David-
son and Fraser [1] that it is possible to generate machine-
dependent code from a low level machine-independent form
that is common across multiple architectures.
As part of our work, we implemented mdcompare to
study and compare MD files. We chose to concentrate on
RTL expressions in MD files, which are used to describe
machine-specific instructions in machine-independent form
in GCC. We devised a method to extract RTL patterns from
the RTL expressions to ease the understanding and compari-
son. With this tool, we were able to measure similarities be-
tween machine description files based on the common RTL
patterns. The results obtained are promising and can be used
to justify efforts to build an automated tool to generate parts
of MD file for a new architecture using a similar architecture.
One of the immediate goal is to create a Graphical User
Interface (GUI) that can help the user to visualize RTL pat-
terns and experiment with it by supplying machine-specific
parameters. This will help in understanding MD files of ex-
isting architecture. The long term goal of this work is to build
a tool which can automatically generate parts of MD files
from existing MD files with user assistance. While it seems
impossible to generate a complete MD file automatically, we
believe that a partially generated MD file will help the user
by reducing the efforts to populate the MD file and by reduc-
ing the chances of errors which occur during the process.
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